F4 · Pipeline results for the example circuits





Simulated logical execution (ideal statevector + crude logical-failure model) at p = 0.1%, target success 99.9%; error bars: 95% CI on counts. Factory numbers: see RESULTS_cultivation.md for simulated vs published.